This paper introduces a flexible code generation framework dedicated to the design of application specific programmable processors. This tool allows the user to build specific compilation flows, using a library of modules, implementing flexible compilation passes such as code generation, resource docation, scheduling, etc. Retargeting is performed at two levels: minor changes in the target processor architecture are handled by a retargeting of the modules of the defined compilation flow, while major modifications require a strnctural modification of the flow. To build a compiler for a target processor, the user selects modules from the library, and links them together. While the global compiler structure is user-defined, the retargeting of modules is automatically performed by the framework. Target processors are described using ARMOR, a programmable processor modeling language especially defined for design space exploration. The proposed tool is then suitable for a large ranfze of instruction set architectures.
Introduction
In a hardware-software c-design methodology, designers have to decide which programmable processors should be used to run the software components of the system, Among existing possibilities, in house application specific programmable processors (ASIPS) are valuable components, as they provide a tradeoff between efficiency and flexibility. Retargetable code generation tools play an irnportant'role in ASIP design process, since many instruction set architectures have to be evaluated. The target architecture may be changing in order to minimize cost, speed, code size, power consumption and/or to increase performance of the whole system. This is achieved by designing its architecture and instruction set, and then evaluating the code for desired performance. Interesting results on design space exploration can be found in 112, 4, 31.
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Copyright ACM 1999 1-581 13-132-l/99/05 ... $5.00 CODES '99 Rome Iraly retargetability. Most of the retargetable compilation frameworks [6, 1, 8, 5, 71 operate at a user level of retargetability. A description of the target processor is provided to a compiler-compiler, which determines those optimizations that are applicable to the processor and then automatically constructs an optimizing compiler for it. This approach bas led to high-quality compilers for application-specific procesi sor especially in the area of DSP. In such an approach, the target processor has to be close to the specific model supported by the compilation tool, which is only suited for a restricted category of processors and consequentlty suffers from a la& of flexibility.
To allow an efficient architectural exploration process to be performed, code generation tools may deal with a large variety of processors, while achieving a good performance according to code quality. Depending upon the architectural features of the target processor (register and memory structure, data-path organization, etc.), different compilation techniques may be used to produce efficient code satisfying the requirements of the application. In order to be efficiently exploited, these different techniques may require different compilation flows, which is not usually allowed by classical retargetable compilers and is of major importance in the context of an architectural exploration process.
This paper focuses on a code generation framework with the goal of allowing the user to build specific compilation flows, using a library of flexible modules. This framework, operating at a developer level of retargetability, permits the compiler to be tailored to the target processor. The interest of this work is twofold. On the one hand, the framework allows different target processors and variants of these processors to be evaluated and compared, since rapid prototyping of specific compiler flows can be performed. On the other hand, it can be viewed as an experimental framework for experiments in compiler design. This paper is organized as follows. Section 2 introduces the framework, and the way compilers are built for candidate processors. Section 3 illustrates, by the way of examples, the use of the tool.
Flexible code generation framework

Library structure
The framework is built on a library of modules, as illnstrated in figure 1. Each module implements a compilation pass such as code selection, resource allocation or scheduling and is individually flexible. This framework thus allows flexibility at two levels: minor changes in the target proces-SOI architecture are handled by a retargeting of the modules of the defined flow, while major changes require a structural modification of the compilation flow, as explained below.
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Figure 1: Building code generation flows using the library To build a compiler for a target processor, the user selects modules from the library, and links them together. Figure   1 illustrates the evaluation and comparison of two compilation flows. The first one achieves sequentially code selection and register allocation followed by compaction. The second one uses three other modules and a different scheduling. Although these two examples illustrate the use of standard compilation flows, more sophisticated modules may exist and implement complex algorithms, mixing, for instance, compaction and resource allocation. Additionally, the user may build iterative flows, where some modules execute several times, until result is satisfied.
While the global compiler structure is defmed by the user, the retargeting of modules is automatically performed by the framework. Target processors are described using the ARMOR language [2] which is a programmable processor modeling language especially designed for design space exploration. This language describes instruction set behavior, including semantic, timing information, resource usage, and a detailed instruction-level parallelism specification.
Flexible modules
In order to achieve an easy retargeting in many different situations, the library should contain many predefined modules, implementing various algorithms. Moreover, modules have to share compatible program representations.
Nevertheless, even if many algorithms are available in the default library, the framework must provide a way of easily building new ones. This feature may be useful in implementing architecture specific algorithms when necessary, and in integrating new efficient code generation or optimiz* tion techniques.
To this end, the framework has a building area, as illustrated in figure 1. A part of this area, used to build optimiz+ tion modules such as compaction and resource mignment, is illustrated in figure 2 which shows the StNctUre of lowlevel code treatment tools. Three levels are identified. SALTO is a tool for assembly code restructuring, and SPAM is dedicated to code optimization for DsPs. Both are built following the structure described in figure 2, with acode r e p resentation, some toolkit equivalent components and an algorithmic level. Experiments have underlined qualities and limitations of both tools in the domain of design space exploration.
SALTO benefits from an interesting way of retargeting. The user provides a specification file containing the syntax of instructions, and their resource usage. The model is cycle accurate, and is exploited using a resource and delay checking Cff class, which is very useful in writing schednling algorithms. However, SALT0 is oriented towards general purpose microprocessors, and many architectural specific properties of ASIPS do not fit the model. Such properties have then to be defined manually in specific algorithms. Finally, although SALTO benefits from interesting code r e p resentation and toolkit levels, no architecture independent powerful algorithm is distributed with ik.
SPAM is oriented towards DSP processors. Unlike SALTO, retargeting is quite dfficult, since it does not use a modeling language. Instruction set description is spread out in many different C++ classes. As a consequence, SPAM cannot be rapidly and frequently retargetd. In contrast, SPAM benefits from B powerful toolkit level, including useful tasks such as dataiflow analysis or graph coloring. Moreover, the library is distributed with many powerful optimization algorithms.
If none of these tools is suitable for a large design space exploration, experiments have rapidly shown a real complementarity between SALTO and SPAM. As a result, the prototype tool can be seen as composed of SALTO-like components built on the top of a slightly modified SPAM library.
Although the resulting framework is still incomplete, it is close to the scheme described in figure 2. To illustrate the use of the framework, this section focuses on compaction modules. As shown in figure 3, compaction algorithms are written using the ArmoTcompactInfo class. This class provides a method whose goal is to check if groups of instructions are valid according to the instruction set architecture.
Three different implementations of the checking method are considered. The first one is based on a parallelism m* trix. The (i,j)th entry in the matrix is true if instruction i can be scheduled in parallel with instruction j . A group is vdid if all combinations of two components are valid and the group size is lower than the global parallelism limit. This representation is accurate in case of architectures having an homogeneous instruction level parallelism. The second implementation is based on an enumeration of valid groups. It may be used in case of processors having an occasional and heterogeneous parallelism. A third implementation (always true) considers that groups are always valid. This i8 for instance useful iu measuring the effects of parallelism restrictions on the quality of the compacted code.
Target architecture examples
Target processors are described in the ARMOR language [2], especially designed to he used in an application-arcbitecturecompiler codesign framework based on a retargetable compiler technology.
In ARMOR, an instruction set is described using rules, which form a grammar from which each possible derivation represents one legal instruction. A description consists of a top-level rule (InstructionSet) which describes all the alternatives in the instruction set and gp (group) rules. The combination of such rules models the set of instructions and the available parallelism. The behavior of each instruction is defined using df rules (dataAow instructions) which correspond to traversals of a data-path unit and c t r rules for control Bow instructions. These rules ,define redster transfers using operators (defined with op and class rules), or lists of operands (mode rules). Processor resources are defined using reg (register), regFile (register file), mem (memory), f u (functional unit), etc. Figure 4 shows two different target processors, and parts of the corresponding ARMOR description (timing and resource usage are not detailed in these examples).The first one is an homogeneous architecture, with a general purpose register file and three computation units. Its instruction set dows either three parallel data flow instructions (named instDF), or a control instruction (named instCTRL) to be simultaneously executed, hut store instructions cannot be executed in parallel with any other memory access. The second architecture is an heterogeneous one, with two specific register files (X and U), and an accumulator. In addition to conventional computations, the processor has a multiplyaccumulate instruction (Am = Am+ X x Y ) . In this example, the instruction encoding is supposed to be restrictive. As a consequence only a few parae1 combinations are allowed amove instruction with a memory access, or two load 
Code generation
Compaction parameters For processor #1, the scheduling algorithm IS retargeted using the compaction matrix as illustrated in table l. Since processor #2 cannot he modeled using this data structure, a list a valid groups of instructions is used instead (table 2) . In both cases, explicit parallelism is completed by resource usage checking.
Compacted code Figure 5 illustrates the result of a partial code generation pass. In this example, the same (partial) code generation flow was applied: code selection (using Olive), followed by a simple list scheduling algorithm.
Code quality is not the topic here, since optimizations such as loop unrolling or software pipelining should be used. The interesting point is that code generators for two completely different instruction set architectures were automatically generated, using common library modules, built on the top of two different models.
Conclusion and future work
The code generation framework introduced in this paper is dedicated to the design of application specific programmable processors. It allows the user to build for a given target, specific compilation flows, using a lihrary of code generation and optimization modules. Different target architect u r e and variant of these architectures can then he rapidly evaluated and compared.
The prototype is built on the hasis of existing tools. Although the library is still incomplete, it achieves a satisfying flexibility. Current work involves the design of powerful optimization modules such as loop optimization and address generation unit exploitation.
However, retargetahle code generation is only a part of a design space exploration environment. Target processors evaluation requires compilers to be combined with many other tools, such as system prototyping frameworks, synthesis tools, instruction set simulators, etc. Among these connections, synthesis and system specification are of particular interest.
Processor synthesis In a context of design space e x p b ration, candidate architectures have to he evaluated. Although compiling significant parts of the application is n e e Figure 5 Examples of compacted code for the two processors essary, this is not sufficient. Resulting code and profiling information have to be used to evaluate the code size and the number of execution cycles. However, in order to evaluate execution time, the machine cycle is essential. A first approach is to build an estimation model, using many high-level information: number of registers, dataipath strncture, etc. The second approach consists of applying a partial synthesis, until this information is available.
Furthermore, processor synthesis is a necessary step as soon as the final processor is defined. An efficient specification in a hardware description language has then to be produced, starting from a high-level, behavioral instruction set model.
System prototyping
The second interesting topic is directly related to hardware/software cedesign. In such a context, choosing a target processor implementing software parts of the design depends upon the global system. Therefore, it seems particularly interesting to study the combination of a retargetable code generation framework and rapid system prototyping tools like Ptolemy, COSSAP, SPW, etc. With a tool like Ptolemy, the generation of assembly code for a few DSP processors is supported. To this end, a library of predefined components is available. Therefore, taking advantage of a flexible compilation framework in order to define such libraries for many different target processors could be considered.
